A novel technique to enhance the stability and the supply rejection of a Miller compensated LDO
Loading...
Date
2009
Authors
Journal Title
Journal ISSN
Volume Title
Type
Other
Publisher
IEEE
Series Info
4th International Design and Test Workshop (IDT);2009
Scientific Journal Rankings
Abstract
A novel technique is utilized to enhance the power supply rejection of a Miller compensated LDO. The frequency compensation tracks the load variations in order to conserve stability across the whole load current range. From a minimum supply of 2.7 V, the LDO provides a regulated 2.4 V output, for a load range of 0-2 mA. The improvement in the supply rejection is at least 10 dB at 2 mA load. At no load, the supply rejection improved by 26 dB. The LDO is simulated using AMS-0.35 m technology.
Description
MSA Google Scholar
Keywords
Capacitors, Frequency, Energy management, Power system management, Impedance, Power supplies, Circuit simulation, Circuit stability, Load management, Voltage
Citation
1. Ka Nang Leung, K. T. Mok Philip, "A Capacitor-Free CMOS Low-Dropout Regulator With Damping-Factor-Control Frequency Compensation", IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691-1702, Oct. 2003. Show Context View Article Full Text: PDF (875KB) Google Scholar 2. S. Sidiropoulos et al., "Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers", Symp. VLSI Circuits Dig. Tech. Papers, pp. 124-12, Jun. 2000. Show Context View Article Full Text: PDF (411KB) Google Scholar 3. Elad Alon, Jaeha Kim, "Replica Compensated Linear Regulators for Supply-Regulated Phase-Locked Loops", IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 413-424, Feb. 2006. Show Context View Article Full Text: PDF (539KB) Google Scholar 4. A. Rincon-Mora Gabriel, Phillip E. Allen, "A Low-Voltage Low Quiescent Current Low Drop-Out Regulator", IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36-44, Jan. 1998. Show Context Google Scholar