Browsing by Author "El-Bendary, M. A. Mohamed"

Filter results by typing the first few letters
Now showing 1 - 2 of 2
  • Thumbnail Image
    Item
    Delay Optimization of 4-Bit ALU Designed in FS-GDI Technique
    (IEEE, 2019) Ahmed, Mahmoud Aymen; El-Bendary, M. A. Mohamed; Amer, Fathy Z.; Singy, Said M.
    Arithmetic Logic Unit (ALU) is an essential building block in many applications such as microprocessors, DSP, and image processing, while power efficiency is a general concern in VLSI design. This paper presents Delay time optimization of 4-bit ALU designed using full-swing gate diffusion input (GDI) technique. Simulations carried out in Cadence virtuoso using 65nm TSMC processes with a supply voltage of 1.2 volts and a frequency of 125 MHz, Simulation results revealed improvement in Delay time and overall Energy of the optimized ALU design
  • Thumbnail Image
    Item
    Design Of Area Efficient And Low Power 4-Bit Multiplier Based On Full-swing GDI technique
    (IEEE, 2019) Albadry, Omnia Ali; El-Bendary, M. A. Mohamed; Amer, Fathy Z; Singy, Said M
    This paper presents a design of 4-bit multiplier using full adder cell based on full swing gate diffusion input technique. The proposed adder design consists of 18 transistors and compared with different logic styles for full adders through cadence virtuoso simulation based on TSMC 65nm models at a supply voltage of 1v and frequency 250MHz. The simulation results showed that the proposed full adder design dissipates low power while improving the area and provides full swing output voltage among all the designs taken for comparison. The proposed full adder used to design Array, Barun and Baugh Wooley multipliers, Energy and Transistor count of these multipliers improved compared to CMOS.