M Sinoussi, NabilM Elsayed, Ayman2020-03-092020-03-0920091. Ka Nang Leung, K. T. Mok Philip, "A Capacitor-Free CMOS Low-Dropout Regulator With Damping-Factor-Control Frequency Compensation", IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691-1702, Oct. 2003. Show Context View Article Full Text: PDF (875KB) Google Scholar 2. S. Sidiropoulos et al., "Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers", Symp. VLSI Circuits Dig. Tech. Papers, pp. 124-12, Jun. 2000. Show Context View Article Full Text: PDF (411KB) Google Scholar 3. Elad Alon, Jaeha Kim, "Replica Compensated Linear Regulators for Supply-Regulated Phase-Locked Loops", IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 413-424, Feb. 2006. Show Context View Article Full Text: PDF (539KB) Google Scholar 4. A. Rincon-Mora Gabriel, Phillip E. Allen, "A Low-Voltage Low Quiescent Current Low Drop-Out Regulator", IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36-44, Jan. 1998. Show Context Google ScholarPrint ISSN: 2162-0601Electronic ISSN: 2162-061Xhttps://doi.org/10.1109/IDT.2009.5404116https://t.ly/L19PVMSA Google ScholarA novel technique is utilized to enhance the power supply rejection of a Miller compensated LDO. The frequency compensation tracks the load variations in order to conserve stability across the whole load current range. From a minimum supply of 2.7 V, the LDO provides a regulated 2.4 V output, for a load range of 0-2 mA. The improvement in the supply rejection is at least 10 dB at 2 mA load. At no load, the supply rejection improved by 26 dB. The LDO is simulated using AMS-0.35 m technology.enCapacitorsFrequencyEnergy managementPower system managementImpedancePower suppliesCircuit simulationCircuit stabilityLoad managementVoltageOtherhttps://doi.org/10.1109/IDT.2009.5404116