Agieb, Ramy SaidEl Ghitany, Hassan AhmedShehata, Khaled Ali2019-12-042019-12-042009Cited References in Web of Science Core Collection: 12978-0-79180-297-7https://cutt.ly/ue3HczJAccession Number: WOS:000271545700110Low voltage low power 4-bits 90Ms/s, 40 mu w, with DNL (+0.19/-0.4)LSB and INL (+0.47/-0.46)LSB is designed using 0.13um UMC CMOS technology operated with 1.2V voltage supply. The converter is composed of three stages the first, second stages produce 1.5bit/stage and last stage produce 2 bit/stage. Using Bottom-Plate Switching and fully digital error correction which corrects errors due to capacitor mismatch, charge injection, and comparator offsets. The calibration is performed without any additional analog circuitry, and the conversion does not need extra clock cycleenOctober University for University for pipeline ADC1.5 bit/stagedigital error correctionbottom-plate switchingBook chapter