



# Parasitic Suppression in 2D Smart Power ICs Using Deep Trench Isolation: A Simulation Study

Mohamed Abouelatta<sup>1</sup> · Marwa S. Salem<sup>2,3</sup> · Ahmed Shaker<sup>1</sup> · Mohamed Elbanna<sup>1</sup> · Abdelhalim Zekry<sup>1</sup> · Christian Gontrand<sup>4,5</sup>

Received: 8 September 2018 / Revised: 28 September 2018 / Accepted: 22 August 2019 / Published online: 10 September 2019  
© The National Academy of Sciences, India 2019

**Abstract** In this letter, a planar integration using the deep trench isolation (DTI) technique is proposed to suppress the inter-well parasites in smart power integrated circuits implemented in 0.35  $\mu\text{m}$  BiCMOS technology. In this technology, all devices share the same epitaxial layer. This can lead to a punch-through between power devices as well as between power and low-voltage CMOS devices. A DTI scheme is used to suppress the effect of the parasitic BJT by using a  $\text{P}^+$  retardation implant region under the deep trench isolation region. The injection ratio of the parasitic BJT is reduced by a factor between 3 and 8.5. The effect of the trench length and the retardation implant is investigated using SENTAURUS TCAD simulations. It is confirmed, through using TCAD simulations, that the amount of the

collected carriers of the sensitive devices changes as a function of the trench length and the presence of the retardation implant.

**Keywords** Parasitic suppression · 2D smart power ICs · Deep trench isolation · 0.35  $\mu\text{m}$  BiCMOS · TCAD

## Introduction

In smart power ICs, there are substantial improvements in performance and reliability, and reduction in cost compared to the discrete approach. The savings come from the elimination of the many packages needed to house the individual chips. However, crosstalk between power devices and the interaction between power and low-voltage devices are the most significant hurdles [1, 2]. In this letter, DTI scheme is introduced for high-voltage isolation. DTI-based processes have been integrated previously in CMOS architectures to suppress inter-well parasites and CMOS thyristor latch-up. Nowadays, this isolation scheme could be used to reduce the isolation distance between power devices as well as between power device and low-voltage CMOS devices.

Although SOI platforms are very efficient in electrical isolation and chip area reduction, the design complexity, higher wafer cost and lower heat removal capability limit the use of these technologies. The deep trench high-voltage isolation is a low-cost alternative to SOI. The deep trench isolation (DTI) is suitable for the smart power ICs implemented in BiCMOS technology. Moreover, this scheme has higher heat removal capability than SOI scheme. It reduces the isolation distance between power devices as well as between power device and low-voltage CMOS devices, thus causing a reduction in the total chip area drastically

---

✉ Mohamed Abouelatta  
m.abouelatta@eng.asu.edu.eg

Marwa S. Salem  
marwa\_asu@yahoo.com

Ahmed Shaker  
ahmed.shaker@eng.asu.edu.eg

Mohamed Elbanna  
mm.elbanna@eng.asu.edu.eg

Abdelhalim Zekry  
aaazekry@hotmail.com

Christian Gontrand  
Christian.Gontrand@insa-lyon.fr

<sup>1</sup> Faculty of Engineering, Ain Shams University, Cairo, Egypt  
<sup>2</sup> Computer College, Hail University, Hail, Saudi Arabia  
<sup>3</sup> Modern Science and Arts University (MSA), Cairo, Egypt  
<sup>4</sup> INSA- Lyon, Villeurbanne, France  
<sup>5</sup> IEP, Université Euro-méditerranéenne de Fès, INSA- Fès, Fès, Morocco

compared to a standard junction isolation scheme [3–5]. This type of isolation is suitable for the smart power automotive ICs [6, 7].

During the development phase of the deep trench, severe silicon stress situations, which lead to defects within the silicon material, are faced. To get the complete structure free of defects, a filler material combination (oxide/polysilicon) is used [8, 9]. However, punch-through under the deep trench becomes a concern. This can be avoided in P-substrate with punch-through retardation implants (P<sup>+</sup> boron implant) or simply by increasing the depth of the trench significantly.

Minority carrier diffusion is a key problem in smart power ICs. The underground conditions on the output driver stage can lead to a significant electron current injection into the substrate. Negative voltages (down to  $-1.5$  V) occur in power stages due to inductive loads switching during normal operation (motor control in automotive applications). This causes the injection of minority carriers into the substrate, leading to their collection by sensitive N-wells in the p-channel LDMOS (pLDMOS) device or in the CMOS devices. As a result, it causes potential failures of their functionalities.

A simplified cross section, containing the complementary LDMOS (cLDMOS), CMOS and the parasitic NPN BJT, is shown in Fig. 1. In this structure, The CMOS is simplified to have only the source contacts of the MOS devices. The N<sup>+</sup> source contact of the nMOS and the N<sup>+</sup> source-body contact of the nLDMOS are tied to ground. While the P<sup>+</sup> source contact of the pMOS is connected to  $V_{DDL}$  (3.3 V), the P<sup>+</sup> source-body contact of the pLDMOS is connected to  $V_{DDH}$  (42 V) which is the new automotive

battery voltage. The technological and geometrical parameters are shown in Table 1 [10, 11].


Due to the negative bias applied to the drain of the cLDMOS in Fig. 1, the N-epi/P-substrate diode becomes forward biased. It induces a large current. Most of the current is drained towards the source ( $S_n$ ) through the intrinsic body diode. The remaining part of the injected current ( $I_E$ ) flows into the substrate, and it can be collected by any reverse-biased junction.

The N-region of the pLDMOS at  $V_{DDH}$  acts as a collector of the lateral parasitic NPN transistor with current  $I_{C1}$ , as shown in Fig. 2. Other N-regions on a positive potential  $V_{DDL}$ , e.g. those of the controlling circuitry, also collect the minority carriers with current  $I_{C2}$ . This can disturb the functionality of its components.

In BiCMOS technology, all devices share the same epitaxial layer. This leads to crosstalk between power devices as well as between power and low-voltage CMOS devices. The injection collected ratio  $\alpha$ , which is defined as the ratio of the collected current  $I_C$  to the injected current  $I_E$ ,  $\alpha = (I_C/I_E)$  reaches about 0.35. By using the deep trench isolation, this ratio is reduced by a factor between 3 and 8.5.

Insightful investigations are carried out with a TCAD device simulator because a circuit simulator does not take into consideration minority carriers. The simulations are carried out with a voltage of  $-2$  V applied to the drain of the cLDMOS. All the other contacts are grounded, as it is hard to characterize the structure of Fig. 1 with multi-potential levels ( $-2$  V, 0 V, 3.3 V, 42 V) in TCAD. This is because of the convergence problems. The injection collected ratio ( $\alpha$ ) of the most sensitive devices as a function of the trench length ( $L_{DTI}$ ) is shown in Fig. 2. The

**Fig. 1** Simplified cross section, showing the cLDMOS, the CMOS and the parasitic NPN transistor



**Table 1** The technological and geometrical parameters of the smart power structure (*B* boron, *P* phosphorus, *As* arsenic, *W* width, *T* thickness)

	Doping	Dimensions
P-substrate	B, orientation = $\langle 100 \rangle$ Conc. = $2.0 \times 10^{15} \text{ cm}^{-3}$	$36 \mu\text{m} \times 21 \mu\text{m}$
Epitaxy	P, conc. = $2.5 \times 10^{16} \text{ cm}^{-3}$	$T = 4 \mu\text{m}$
P-body	B, dose = $2 \times 10^{13} \text{ cm}^{-2}$	
P-drift	B, conc. = $1.25 \times 10^{17} \text{ cm}^{-3}$	$W \approx 7 \mu\text{m}$
Source/drain	As, dose = $4 \times 10^{15} \text{ cm}^{-2}$	$W \approx 1 \mu\text{m}$
N-buried	P, conc. = $3.5 \times 10^{18} \text{ cm}^{-3}$	$W \approx 5 \mu\text{m}$ (pMOS)
P-buried	B, conc. = $2.5 \times 10^{17} \text{ cm}^{-3}$	$W \approx 5 \mu\text{m}$ (nMOS)
N-well	P, conc. = $10^{17} \text{ cm}^{-3}$	$W \approx 6 \mu\text{m}$ (pMOS)
		$W \approx 2.5 \mu\text{m}$ (pLDMOS)
P-well	B, conc. = $1.25 \times 10^{17} \text{ cm}^{-3}$	$W \approx 6 \mu\text{m}$ (nMOS)
		$W \approx 2.5 \mu\text{m}$ (nLDMOS)
P <sup>+</sup> -isolation	As, dose = $4 \times 10^{15} \text{ cm}^{-2}$	$W \approx 2.5 \mu\text{m}$


**Fig. 2** Injection collected ratio in two cases with and without P<sup>+</sup> of **a** pLDMOS and **b** pMOS

figure indicates the injection collected ratio with and without P<sup>+</sup> implant.

For the first case, trench isolation without P<sup>+</sup> implant,  $\alpha_1$  decreases with the increase of  $L_{DTI}$  for  $L_{DTI} \leq 9 \mu\text{m}$ . For the same range values of  $L_{DTI}$ ,  $\alpha_2$  is increased as illustrated in Fig. 2b. For  $L_{DTI} = 10 \mu\text{m}$ , the situation is reversed. This means that the amount of the deflected carriers

changes as a function of the trench length and the distance between the emitter and the collector regions.


For the second case, trench isolation with P<sup>+</sup> implant,  $\alpha_1$  decreases with the increase of  $L_{DTI}$  for the whole range and it is reduced by more than 23% compared to the case without P<sup>+</sup>;  $\alpha_2$  is nearly constant as illustrated in Fig. 2b. As a conclusion, this highly doped implant region reduces the lifetime of the minority carriers and hence reduces the collected carriers of the sensitive devices.

A simplified smart power structure is simulated which contains nLDMOS and LV CMOS with three voltage levels (0, 3.3 V and  $-5$  V). In this structure, we investigate the effect of negative voltage on the drain of the nLDMOS with the presence of the retardation implant on the impact ionization rate and hence the reliability of the structure.

From Fig. 3, it can be depicted that the P<sup>+</sup> implant suppresses the impact ionization in the bulk of the LV devices (Fig. 3b) compared with that of the impact ionization without the P<sup>+</sup> implant (Fig. 3a). The impact ionization is decreased from about  $10^{12} \text{ cm}^{-3} \text{ s}^{-1}$  to zero with application of the P<sup>+</sup> retardation implant as in Fig. 3b and reduces the bulk current significantly.

## Conclusion

The deep trench isolation (DTI) is suitable for the smart power automotive ICs implemented in BiCMOS technology. This scheme has higher heat removal capability than SOI scheme. It reduces the isolation distance between power devices as well as between power device and low-voltage CMOS devices, thus causing a reduction in the total chip area. By using DTI technique with highly doped



**Fig. 3** Impact ionization of nLDMOS/CMOS structure **a** without  $P^+$  implant and **b** with  $P^+$  implant

implant region, the lifetime of the minority carriers is reduced and hence reduces the collected carriers of the sensitive devices which suppress the effect of the parasitic BJT.

**Acknowledgements** The authors are thankful to the UpM (Union pour la Méditerranéenne) for the collaboration and joint research work.

## References

1. Khemka V, Zhu R, Bose A, Roggenbauer T (2007) Optimization and elimination of parasitic latchup in advanced smart-power technologies. *IEEE Trans Dev Mater Reliab* 7(1):69–73
2. Lo Conte F, Sallese JM, Pastre M, Krummenacher F, Kayal M (2010) Global modeling strategy of parasitic coupled currents induced by minority-carrier propagation in semiconductor substrates. *IEEE Trans Electron Dev* 57(1):263–272
3. Stefanucci C, Buccella P, Kayal M, Sallese JM (2015) Spice-compatible modeling of high injection and propagation of minority carriers in the substrate of Smart Power ICs. *Solid State Electron* 105:21–29
4. Chan WWT, Sin JKO, Wong SS (1998) A novel crosstalk isolation structure for bulk CMOS power IC's. *IEEE Trans Electron Dev* 45(7):1580–1586
5. Gupta S, Beckman JC, Kosier SL (2001) Unbiased guard ring for latchup-resistant, junction-isolated smart-power ICs. In: *IEEE Proc BCTM*, pp 188–191
6. Parthasarathy V, Zhu R, Khemka V, Roggenbauer T, Bose A, Hui P, Rodriguez P, Nivison J, Collins D, Wu Z, Puchades I, Butner M (2002) A 0.25  $\mu\text{m}$  CMOS based 70 V smart power technology with deep trench for high-voltage isolation. In: *Proc. IEDM*, pp 459–462
7. Ferrari R, Morelli NM (1991) New levels of integration in automotive electronics. In: *International symposium on vehicle electronics integration*, pp 187–201
8. Wolf S (2002) *Silicon processing for the VLSI era*. Lattice Press, Sunset Beach
9. Berberich SE, Bauer AJ, Frey L, Ryssell H (2003) Trench sidewall doping for lateral power devices. In: *IEEE proc of ESSDERC*, pp 379–382
10. Valorge O, Sun F, Lorival JE, Abouelatta-Ebrahim M, Calmon F, Gontrand C (2012) Analytical and numerical model confrontation for transfer impedance extraction in three-dimensional radio frequency circuits. *Circuits Syst* 3(2):126–135
11. Abouelatta-Ebrahim M, Shaker A, Sayah GT, Gontrand C, Zekry A (2015) Design considerations of high voltage RESURF nLDMOS: an analytical and numerical study. *Ain Shams Eng J* 6(2):501–509

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.